UNITED STATES PATENT APPLICATION

of

Gerald L. Dybsetter

and

Jayne C. Hahin

for

CONTINGENT PROCESSOR TIME DIVISION MULTIPLE ACCESS OF MEMORY IN A MULTI-PROCESSOR SYSTEM TO ALLOW SUPPLEMENTAL MEMORY CONSUMER ACCESS

WORKMAN NYDEGGER
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

BACKGROUND OF THE INVENTION

1. Cross-Reference to Related Applications

[0001] This application claims the benefit of United States Provisional Application No. 60/530,037 filed December 15, 2003, which is incorporated herein by reference in its entirety.

2. The Field of the Invention

[0002] The present invention relates generally to mechanisms for accessing system memory. More particularly, the present invention relates to controlling memory access using time division multiplexing.

3. Background and Relevant Art

[0003] Electronic and computing technology has transformed the way that we work and play. Many electronic or computing systems rely on system memory to retain information important for the proper operation of the system. As systems are becoming more complex, multiple components in the system may need access to the system memory. For example, in multi-processor systems, each processor needs to access system memory. Furthermore, one or more other non-processor components may also access system memory.

[0004] As many components need access to system memory, it is important that orderly access to system memory be maintained so that all components have the required access. Accordingly, a memory controller often governs access to system memory. The memory controller typically imposes time division multiple access on the system memory. In other words, one processor is granted access to system memory during a first time, another processor during another time, and so forth, for all memory consuming components in the system.

WORKMAN NYDEGGER
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE

[0005] This conventional time division multiple access mechanism is advantageous in

that each component may take their turn accessing system memory. Accordingly, while

access may not be immediate, each will have their turn, and will be guaranteed (absent some

system failure) to have access during its turn. However, even if components need access to

system memory, the volume of information communicated to and from system memory for

that component may be quite low. For example, components that use serial interfaces

typically only communicate one bit at a time. Accordingly, much of the time slot allotted to

that component may be wasted. Meanwhile, the time that other processors and components

must wait is rather long due to the length of the time slot for the low volume memory

consuming component.

[0006] Although the time slot for the low volume memory consuming component may

be shortened, there are limits imposed by the system clock on how short the time slot may

be. Furthermore, the volume of information communicated to and from memory may still

be so low that bandwidth is wasted.

[0007] Accordingly, what is desired are memory control mechanisms in which access by

multiple processors and components is more efficiently managed to make more productive

use of bandwidth with system memory.

- Page 3 -

Docket No. 15436.330.1

BRIEF SUMMARY OF THE INVENTION

[0008] The foregoing problems with the prior state of the art are overcome by the principles of the present invention, which are directed towards mechanisms in which a memory controller efficiently manages access to system memory for multiple processors and for one or more other memory consumers present in the system.

[0009] The memory controller operates using a variant of time division multiplexing. In particular, at least one of the processors is guaranteed access to system memory during its time, while at least one of the other processors is only conditionally granted access to system memory during its time. In particular, these other processors are only granted access if one of more certain other memory consumers has not also requested memory access at the same time.

[0010] These other memory consumers have fewer memory demands than a processor. Thus, the fraction of time that the other processors' access to system memory will be interrupted can be quite small. This is particular true of the other memory consumers use a serial interface. Accordingly, even with this conditional access to memory, the processors will typically have all the memory access that it needs, even if one of its turns is taken by the other memory consuming component. Meanwhile, one or more of the processors is guaranteed access to system memory during its turn. Accordingly, urgent, time-sensitive processes may run on these guaranteed processors, while allowing less time-sensitive processes to run on the other processors. Hence, access to system memory is managed more efficiently.

[0011] Additional features and advantages of the invention will be set forth in the description that follows, and in part will be obvious from the description, or may be learned by the practice of the invention. The features and advantages of the invention may be

realized and obtained by means of the instruments and combinations particularly pointed out in the appended claims. These and other features of the present invention will become more fully apparent from the following description and appended claims, or may be learned by the practice of the invention as set forth hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] In order to describe the manner in which the above-recited and other advantages and features of the invention can be obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

[0013] Figure 1 illustrates an example of a system in which a memory controller manages access to system memory from processors and other memory consuming components;

[0014] Figure 2 illustrates a memory access cycle that may be time division multiplexed as enforced by the memory controller;

[0015] Figure 3 illustrates a flowchart of a method for setting up the memory controller to manage access to system memory in accordance with the principles of the present invention;

[0016] Figure 4 illustrates a flowchart of a method for managing access during a time slot in the memory access cycle in which a guaranteed processors requests access to system memory in accordance with the principles of the present invention;

[0017] Figure 5 illustrates a flowchart of a method for managing access during a time slot in the memory access cycle in which a conditioned processor may conditionally access system memory subject to opposing requests from other memory consumers in accordance with the principles of the present invention;

- Page 6 -

[0018] Figure 6 illustrates a schematic diagram of a laser transmitter/receiver that represents one of many systems in which the principles of the present invention may be employed; and

[0019] Figure 7 illustrates a digital portion of the control chip illustrated in Figure 6, the digital portion including a memory that multiple processors and other memory consuming components access through a memory controller.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0020] The principles of the present invention provide for mechanisms in which a memory controller efficiently manages time-division multiple access to system memory for multiple processors and for one or more other memory consumers present in the system. At least one processor is guaranteed access to system memory during its time, while at least one of the other processors is only conditionally granted access to system memory during its time. In particular, these other processors are only granted access if one of more certain other memory consumers has not also requested memory access at the same time. Accordingly, urgent, time-sensitive processes may run on these guaranteed processors, while allowing less time-sensitive processes to run on the other processors. Hence, access to system memory is managed more efficiently.

[0021] Turning to the drawings, Figure 1 illustrates a suitable electronic or computing system 100 in which the principles of the present invention may be employed. The system 100 includes a system memory 101, a memory controller 102, a plurality of processors 110, and one or more other memory consuming modules 120. The plurality of processors 110 include processor 111, processor 112, amongst potentially one or more other processors as represented by the vertical ellipses 113. The one or more other memory consuming components 120 includes at least memory consuming component 121. The one of more other memory consuming components may potentially include multiple memory consuming components, in which case memory consuming component 122 may be included amongst potentially others as represented by the vertical ellipses 123.

[0022] Each of the processors 110 and the other memory component(s) 120 access system memory 101 through the memory controller 102. In order to avoid conflicts, the memory controller 102 operates by time division multiple access to the system memory 101.

In other words, the memory controller 102 has an access cycle that it divides into multiple time slots (or divisions). The memory access rules imposed by the memory controller 102 differ depending on the current time slot.

[0023] Figure 2 illustrates a diagram of a memory access cycle 200. The memory access cycle includes a beginning time 201 and an ending time 202. The memory access cycle may be divided in any way possible. However, in the illustrated embodiment, the memory access cycle is illustrated as having two time slots; namely, time slot 221 (beginning at time 201 and ending at time 211), and time slot 222 (beginning at time 211 and ending at time 202). So long as the memory controller 102 is able to distinguish one time slot from the next, there is no limit to how the memory access cycle may be divided. Combinations of one or more time slots (whether contiguous in time or not) may be perceived as being a single time slot or division within the scope of the present invention. Although two time slots are shown, a memory access cycle may include three or more time slots as is known to those of ordinary skill in the art.

[0024] System memory 101 may be volatile (such a Random Access Memory (RAM)), or may be non-volatile (such as Read Only Memory (ROM), Flash memory, or the like), or a combination or volatile or non-volatile memory. However, the system memory 101 may be any memory capable of being accessed by processors 110 and other memory consuming components 120 via the memory controller 102. Such processor-readable media may include, but is not limited to, RAM, ROM, EEPROM, flash memory, memory sticks, other memory technology, CD-ROM, digital versatile disks, other optical storage, magnetic cassettes, magnetic tape, magnetic disk storage, other magnetic storage devices, and any other media that can be used to store the desired information.

[0025] Optionally, there may be other modules within the system 100. Whether or not there are other modules, and the nature of the modules, will depend on the nature of the system 100. The system 100 may be any electronic or computing system including, but not limited to any general-purpose or special-purpose computing or communications environments or configurations. Examples of well known computing systems, environments, and configurations include, but are not limited to, laser transmitter/receivers, mobile telephones, pocket computers, personal computers, servers, multiprocessor systems, microprocessor-based systems, minicomputers, mainframe computers, and distributed computing environments that include any of the above systems or devices. Any of these example systems are suitable for use with the principles of the present invention

[0026] If the system 100 was a general-purpose computing system, the other modules may include, for example, video adaptor modules, network interface modules, hard disk drive interfaces, optical disk drive interfaces, magnetic disk drive interfaces, or the like. If the system 100 was a laser transmitter/receiver, the other modules may include laser drivers, analog-to-digital converters, digital-to-analog converters, serial interface controllers, or the like. Figure 6 illustrates a specific embodiment of a laser transmitter/receiver 600, which will be described in further detail below with respect to Figures 6 and 7. However, those of ordinary skill in the art will recognize after having read this disclosure, that the principles of the present invention are not limited to application in a general-purpose computing system, or a laser transmitter/receiver, notwithstanding the detailed description of the laser transmitter/receiver which follows further below.

[0027] Figure 3 illustrates a flowchart of a method 300 for setting up the memory controller to manage access to system memory in accordance with the principles of the present invention. In particular, the memory controller allots a first division of each of

memory access cycle (e.g., time slot 221 of Figure 2) to time-division multiple access of the system memory for a first processor of the plurality of processors (act 301). In this description and in the claims, the terms "first", "second", "third", "fourth", and so forth will be used to merely distinguish one item from another item, not to imply any sort of sequential ordering. The memory controller guarantees access for this first processor during the first division of each of plurality of memory access cycles. A processor that has guaranteed access during its time division in the memory access cycle will also be referred to herein as a "guaranteed processor".

[0028] The memory controller also allots a second division (e.g., time slot 222 of Figure 2) of each of the memory access cycles to time-division multiple access of the system memory for a second processor of the plurality of processors (act 302). The memory controller 102 only conditionally grants memory access to the second processor during the second division subject to a determination that at least one of the one or more other memory consumers has not also requested access to the system memory. A processor that has such conditional access during its time division in the memory access cycle will also be referred to herein as a "conditioned processor". In Figure 1, processor 111 is a guaranteed processor. Processor 112 is a conditioned processor as represented by the lower left-hand corner of the processor 112 including an asterix.

[0029] During operation, the memory access rules imposed by the memory controller 102 vary depending on whether it is the first division of the memory access cycle in which the guaranteed processor 111 is guaranteed access to system memory 101, or whether it is the second division of the memory access cycle in which the conditioned processor 122 is granted conditional access to system memory 101.

[0030] Figure 4 illustrates flowchart 400 of a mode of operation when the memory controller 102 is operating in a time slot in which it is a guaranteed processor's turn to access system memory 101. In other words, the current time division in the memory access cycle belongs to a guaranteed processor (e.g., guaranteed processor 111 or a guaranteed processor from one of the additional processors 113, if any). Simply put, in response to a request to access the system memory from the guaranteed processor (act 401), the requested access is granted (act 402), regardless of whether or not other memory consumers also request access during the same time division.

[0031] Figure 5 illustrates a flowchart 500 of a mode of operation when the memory controller 102 is operating in a time slot in which it is a conditioned processor's turn to access system memory 101. In other words, the current time division in the memory access cycle belongs to a conditioned processor (e.g., conditioned processor 112 or a conditioned processor from one of the additional processors 113, if any). Here the flow of operation differs depending on whether or not other memory consuming components have requested access to the system memory 101 during the conditioned processor's turn.

[0032] If another memory consuming component has not requested access to the system memory 101 during the conditioned processor's turn, the memory controller 102 receives a request to access the system memory during the turn of the conditioned processor from the conditioned processor (act 211). It is then determined that at least one of the other memory consuming components has not requested to access system memory (No in decision block 212).

[0033] In some cases, the conditioned processor will be configured to abstain from sending a request to access system memory if it receives an indication that another memory consuming component has already made such a request. In other cases, the system 100 may

be configured such that the memory controller 102 never receives any memory access request from the conditioned processor if another memory consuming component has also generated a request for memory access during that same time division. In either case, the determination that other memory consuming components did not make a request to access memory (NO in decision block 502) may be inferred by the very fact that the memory controller 102 did, in fact, receive a memory access request from the conditioned processor.

[0034] After the memory controller 102 receives the memory access request from the condition processor (act 501), and determines that no other memory consuming component has requested access (NO in decision block 502), the conditioned processor is granted the requested access (act 503). In other words, the requested memory access is imposed upon the system memory 101.

[0035] Alternatively, a memory consuming component may have requested access during the conditioned processor's turn. In that case, the conditioned processor may optionally request memory access (act 501). However, as previously mentioned, the conditioned process may be configured to refrain from generating such a request (or the system may be configured to refrain from delivering such a request to the memory controller 102) of another memory consuming component has requested memory access during that same time division.

[0036] The memory controller 102 then determines that another memory consuming component has requested memory access (YES in decision block 502), and then allows the other requesting memory consuming component to have the requested access to the system memory during the second division of the second memory access cycle (act 504).

[0037] Accordingly, there is always at least one guaranteed processor upon which time sensitive processes may be executed. In addition, if the other memory consuming

components 120 are low volume memory consumers (e.g., having serial interfaces), it may be less frequent that memory access for even the conditioned processor is preempted. In one embodiment in which two other memory consuming components having a serial interface with the conditioned processor, the two other memory consuming components may have such a low volume of memory exchange (even at maximum memory consuming capacity), that the conditioned processor has access to the system memory during its turn no less than seventy-five percent of the its turns.

[0038] Accordingly, memory access is shared between multiple processors and one or more other memory consuming components while guaranteeing access during the guaranteed processor's turn to access memory, and with very little imposition on the conditioned processor's turn to access memory. Furthermore, the other memory consuming components did not need their own dedicated time division in the memory access cycle. Accordingly, the memory access cycle remains short, thereby allowing each component frequent access to system memory.

[0039] Figure 6 illustrates a laser transmitter/receiver 600 in which the principles of the present invention may be employed. While the laser transmitter/receiver 600 will be described in some detail, the laser transmitter/receiver 600 is described by way of illustration only, and not by way of restricting the scope of the invention. As the principles of the present invention allow for more efficient access to system memory, processing efficiency and speed are improved. This will become increasingly important for faster bit rates transfers. Accordingly, the principles of the present invention are suitable for 1G, 2G, 4G, 10G and higher bandwidth fiber channels. Furthermore, the principles of the present invention may be implemented in laser transmitter/receivers of any form factor such as XFP,

SFP and SFF, without restriction. Having said this, the principles of the present invention are not limited to a laser transceiver environment at all.

[0040] The laser transmitter/receiver 600 receives an optical signal from fiber 610A using receiver 601. The receiver 601 transforms the optical signal to an electrical signal and provides that electrical signal to a post-amplifier 602. The post-amplifier 602 amplifies the signal and provides the amplified signal to the host as represented by arrow 602A.

[0041] The laser transmitter/receiver 600 may also receive electrical signals from the host for transmission onto the fiber 610B. Specifically, the laser driver 603 receives the electrical signal as represented by the arrow 603A, and drives the transmitter 604 (i.e., the laser) with signals that cause the transmitter 604 to emit onto the fiber 610B optical signals representative of the information in the electrical signal provided by the host.

[0042] The behavior of the receiver 601, the post-amplifier 602, the laser driver 603, and the transmitter 604 may vary dynamically due to a number of factors. For example, temperature changes, power fluctuations, and feedback conditions may each affect the performance of these components. Accordingly, the laser transmitter/receiver 600 includes a control chip 605, which evaluates temperature and voltage conditions, and receives information from the post-amplifier 602 (as represented by arrow 605A) and from the laser driver 603 (as represented by arrow 605B), which will allow the control chip 605 to counteract the dynamically varying performance, and detect when there is a loss of signal.

[0043] Specifically, the control chip 605 may counteract these changes by adjusting settings on the post-amplifier 602 and/or laser driver 603 as represented by the arrows 605A and 605B. The control chip 605 has access to a non-volatile memory 606, which in one embodiment, is an Electrically Erasable and Programmable Read Only Memory (EEPROM). Data and clock signals may be provided from the host to the control chip 605

using the serial clock line SCL, and the serial data line SDA. Also data may be provided

from the control chip 605 to the host using serial data signal SDA to allow for digital

diagnostics and readings of temperature levels, transmit/receiver power levels, and the like.

[0044] The control chip 605 includes both an analog portion 608 and a digital portion.

Together, they allow the control chip to implement logic digitally, while still largely

interfacing with the rest of the laser transmitter/receiver 600 using analog signals. For

example, the analog portion 608 may contain digital to analog converters, and analog to

digital converters, high speed comparators (e.g., for event detection), voltage based reset

generators, voltage regulators, voltage references, clock generator, and other analog

components.

[0045] Figure 7 illustrates the digital portion 700 of control chip 605 in further detail.

For instance, a timer module 702 provides various timing signals used by the digital portion.

Such timing signals may include, for example, programmable processor times. The timer

module 702 may also act as a watchdog timer that, for example, resets to a particular value

when a processor generates a watchdog signal, and then counts down from the value until

the next watchdog signal is detected when the value is once again reset to the particular

value. Alternatively, if the watchdog timer decrements down to a minimum value, then the

watchdog timer module 702 may take corrective action if the watchdog timer would not

normally decrement to that value unless the processor had ceased or slowed execution of the

microcode.

[0046] Two general-purpose processors 703A and 703B are also included, each

configured to access a memory 706 through a memory control 707. In this sense, processor

703A may be one of the processors 111 or 112 illustrated and described above with respect

to Figure 1; processor 703B may be other of the processors 111 or 112 illustrated and

described above with respect to Figure 1; memory 706 may be the system memory 101 illustrated and described above with respect to Figure 1; and memory control 707 may be the memory controller 102 illustrated and described above with respect to Figure 1. However, the present invention is not so limited.

[0047] The processors 703 recognize instructions that follow a particular instruction set, and may perform normal general-purpose operation such as shifting, branching, adding, subtracting, multiplying, dividing, Boolean operations, comparison operations, and the like. In one embodiment, the general-purpose processors 703A and 703B are each a 16-bit processor and may be identically structured.

[0048] A host communications interface 704 is used to communicate with the host using the serial clock line SCL and the serial data line SDA of the laser transmitter/receiver 600. The external device interface 705 is used to communicate with, for example, other modules within the laser transmitter/receiver 600 such as, for example, the post-amplifier 602, the laser driver 603, or the memory 606.

[0049] The memory 706 may be Random Access Memory (RAM). The memory control 707 shares access to the memory 706 amongst each of the processors 703A and 703B and with the host communication interface 704 and the external device interface 705.

[0050] An input/output multiplexer 708 multiplexes the various input/output pins of the control chip 605 to the various components within the control chip 605. This enables different components to dynamically assign pins in accordance with the then-existing operational circumstances of the chip. Accordingly, there may be more input\output nodes within the control chip 605 than there are pins available on the control chip 605, thereby reducing the footprint of the control chip 605.

WORKMAN NYDEGGER
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE

[0051] Having described a specific environment with respect to Figures 6 and 7 in which the principles of the present invention described with respect to Figures 1 through 5 may be employed, it will be understood that this specific environment is only one of countless architectures in which the principles of the present invention may be employed. As previously stated, the principles of the present invention are not intended to be limited to any particular environment.

[0052] The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than by the foregoing description. All changes, which come within the meaning and range of equivalency of the claims, are to be embraced within their scope.

[0053] What is claimed and desired secured by United States Letters Patent is: